wb2axip - A pipelined wishbone to AXI converter

  •        7

Since the initial build of the core, I've added the WB to AXI lite bridge. This is also a pipelined bridge, and like the original one it is also formally verified. Since the project began, a full-fledged AXI4 to Wishbone bridge has been added to the project. This converter handles synchronizing the write channels, turning AXI read/write requests into pipeline wishbone requests, maintaining the AXI ID fields, etc. It ignores the AXI xSIZE, xLOCK, xCACHE, xPROT, and xQOS fields. It supports xBURST types of FIXED (2'b00) and INCR (2'b01), but not WRAP (2'b10) or reserved (2'b11). It does not (yet) support bridging between busses of different widths, so both the AXI and the WB bus must have the same width.

https://github.com/ZipCPU/wb2axip

Tags
Implementation
License
Platform

   




Related Projects

Groundhog - Serial ATA Host Bus Adapter

  •    

Groundhog implements a SATA host bus adapter. This Verilog-based project creates an easy-to-use interface between a user circuit on a Xilinx FPGA and a SATA hard drive or SSD.

Peripherals On Demand (POD)

  •    C

This (Python) tool allows you to easily create FPGA bitfiles for your embedded system, from several Open Source IPs (compatibles with the OpenCores Wishbone bus) . It will also generates the corresponding drivers (currently only Linux ones).

RapidSmith

  •    Java

RapidSmith is a research-based FPGA CAD tool framework written in Java for modern Xilinx FPGAs. Based on XDL, its objective is to serve as a rapid prototyping platform for research ideas and algorithms relating to low level FPGA CAD tools.

Open-Source-FPGA-Bitcoin-Miner - A completely open source implementation of a Bitcoin Miner for Altera and Xilinx FPGAs

  •    VHDL

To promote the free and open development of an FPGA based Bitcoin mining solution.Project is fully functional and allows mining of Bitcoins both in a Pool and Solo. It also supports Namecoins.

FPGA-Based Oscilloscope

  •    C

Oscilloscope components, including 100MHz quad A/D, VHDL code for Xilinx FPGA, and driver for Octave or Matlab.


hdl - HDL libraries and projects

  •    Verilog

Analog Devices Inc. HDL libraries and projects. This repository supports reference designs for different Analog Devices boards based on Intel and Xilinx FPGA development boards or standalone.

CAN_BUS_Shield - CAN Bus Shield - MCP2515&MCP2551

  •    C++

CAN-BUS is a common industrial bus because of its long travel distance, medium communication speed and high reliability. It is commonly found on modern machine tools and as an automotive diagnostic bus. This CAN-BUS Shield adopts MCP2515 CAN Bus controller with SPI interface and MCP2551 CAN transceiver to give your Arduino/Seeeduino CAN-BUS capability. With an OBD-II converter cable added on and the OBD-II library imported, you are ready to build an onboard diagnostic device or data logger. or download the zip.

Rapid HDL

  •    

Rapid Hardware Definition Language (Rapid HDL) is an object oriented C# software library in to script/generate/build synthesizable Verilog for FPGA hardware and software co-design in Visual Studio. It also integrates and automates Xilinx or Mentor Graphics build tools.

LoonBoard Unified Bootloader - LUB

  •    C

A complete bootloader that can load both an AVR processor and a Xilinx FPGA using a DataFLASH device to store programs.

Rebus - :bus: Simple and lean service bus implementation for .NET

  •    CSharp

This repository contains Rebus "core". You may also be interested in one of the many integration libraries.Rebus is a lean service bus implementation for .NET. It is what ThoughtWorks in 2010 called a "message bus without smarts" - a library that works well as the "dumb pipes" when you need asynchronous communication in your microservices that follow the "smart endpoints, dump pipes" principle.

NetworkEvents - Android library listening network connection state and change of the WiFi signal strength with event bus

  •    Java

Android library listening network connection state and change of the WiFi signal strength with event bus. It works with any implementation of the Event Bus. In this repository you can find samples with Otto and GreenRobot's bus.

xc3sprog

  •    C++

xc3sprog is a suite of utilities for programming Xilinx FPGAs, CPLDs, and EEPROMs with the Xilinx Parallel Cable and other JTAG adapters under linux. Originally based on code written by Andrew Rogers (http://www.rogerstech.co.uk/ ).

embeddedsw - Xilinx Embedded Software (embeddedsw) Development

  •    HTML

Xilinx Embedded Software (embeddedsw) Development

linux-xlnx - The official Linux kernel from Xilinx

  •    C

The official Linux kernel from Xilinx

u-boot-xlnx - The official Xilinx u-boot repository

  •    C

The official Xilinx u-boot repository

Simple Service Bus

  •    

Simple Service Bus (SSB) is a fork of Udi Dahans popular open source Enterprise Service Bus (ESB) : nServiceBus

servicebus - Simple service bus for sending events between processes using amqp.

  •    Javascript

Simple service bus for sending events between processes using amqp. Allows for send/receive and publish/subscribe pattern messaging over RabbitMQ. Simply running multiple versions of Process A, above, will cause servicebus to distribute sent messages evenly accross the list of listeners, in a round-robin pattern.

Openhab - The OSGi-based Open Home Automation Bus

  •    Java

The open Home Automation Bus (openHAB) project aims at providing a universal integration platform for all things around home automation. It is an open-source solution based on the Eclipse SmartHome framework. openHAB brings together different bus systems, hardware devices and interface protocols by dedicated bindings. These bindings send and receive commands and status updates on the openHAB event bus.

Shuttle Service Bus

  •    

Shuttle Service Bus is a free open-source software project that aims to provide an enterprise ready service bus without any restrictions.