open-register-design-tool - Tool to generate register RTL, models, and docs using SystemRDL or JSpec input

  •        118

Easiest way to get started with ordt is to download a runnable jar from the release area. Ordt documentation can be found here.

https://github.com/Juniper/open-register-design-tool

Tags
Implementation
License
Platform

   




Related Projects

vunit - VUnit is a unit testing framework for VHDL/SystemVerilog

  •    VHDL

VUnit is an open source unit testing framework for VHDL/SystemVerilog released under the terms of Mozilla Public License, v. 2.0. It features the functionality needed to realize continuous and automated testing of your HDL code. VUnit doesn't replace but rather complements traditional testing methodologies by supporting a "test early and often" approach through automation. Contributing in the form of code, feedback, ideas or bug reports are welcome. Read our contribution guide to get started.

ariane - Ariane is a 6-stage RISC-V CPU

  •    SystemVerilog

Ariane is a 6-stage, single issue, in-order CPU which implements the 64-bit RISC-V instruction set. It fully implements I, M and C extensions as specified in Volume I: User-Level ISA V 2.1 as well as the draft privilege extension 1.10. It implements three privilege levels M, S, U to fully support a Unix-like operating system. Furthermore it is compliant to the draft external debug spec 0.13. It has configurable size, separate TLBs, a hardware PTW and branch-prediction (branch target buffer and branch history table). The primary design goal was on reducing critical path length.

visulator - A machine emulator that visualizes how each instruction is processed

  •    Javascript

Used for byte sized operations on registers or a register pair. In case a register pair is used the names of both registers are provided. In case only one register is used, the same code is used except we only use the first register of the pair.

fusesoc - FuseSoC is a package manager and a set of build tools for FPGA/ASIC development

  •    Python

FuseSoC is an award-winning package manager and a set of build tools for HDL (Hardware Description Language) code. Its main purpose is to increase reuse of IP (Intellectual Property) cores and be an aid for creating, building and simulating SoC solutions.

clash-compiler - CAES Language for Synchronous Hardware

  •    Haskell

CλaSH (pronounced ‘clash’) is a functional hardware description language that borrows both its syntax and semantics from the functional programming language Haskell. The CλaSH compiler transforms these high-level descriptions to low-level synthesizable VHDL, Verilog, or SystemVerilog. Strongly typed, but with a very high degree of type inference, enabling both safe and fast prototyping using concise descriptions.


oh - Silicon proven Verilog library for IC and FPGA designers

  •    Verilog

OH! is an open-source library of hardware building blocks based on silicon proven design practices at 0.35um to 28nm. The library is being used by Adapteva in designing its next generation ASIC. The library is written in standard Verilog (2005) and contains over 25,000 lines of Verilog code, over 150 separate modules. Examples of functionality include: FIFOs, SPI (master/slave), GPIO, high speed links, memories, clock circuits, synchronization primitives,interrupt controller, DMA.

Vc - SIMD Vector Classes for C++

  •    C++

Recent generations of CPUs, and GPUs in particular, require data-parallel codes for full efficiency. Data parallelism requires that the same sequence of operations is applied to different input data. CPUs and GPUs can thus reduce the necessary hardware for instruction decoding and scheduling in favor of more arithmetic and logic units, which execute the same instructions synchronously. On CPU architectures this is implemented via SIMD registers and instructions. A single SIMD register can store N values and a single SIMD instruction can execute N operations on those values. On GPU architectures N threads run in perfect sync, fed by a single instruction decoder/scheduler. Each thread has local memory and a given index to calculate the offsets in memory for loads and stores. Current C++ compilers can do automatic transformation of scalar codes to SIMD instructions (auto-vectorization). However, the compiler must reconstruct an intrinsic property of the algorithm that was lost when the developer wrote a purely scalar implementation in C++. Consequently, C++ compilers cannot vectorize any given code to its most efficient data-parallel variant. Especially larger data-parallel loops, spanning over multiple functions or even translation units, will often not be transformed into efficient SIMD code.

Posxp

  •    DotNet

Cash register POS software for bars and small shops. Touch based GUI, very simple to use and fast. Selling operations are based on the old cash registers to preserve users skills. Completely designed to be integrated with Wepos Windows, supports POS .NET / OPOS devices and more..

cgminer - ASIC / FPGA / GPU miner in c for bitcoin and litecoin

  •    bitcoin

This is a multi-threaded multi-pool GPU, FPGA and ASIC miner with ATI GPU monitoring, (over)clocking and fanspeed support for bitcoin and derivative coins. Do not use on multiple block chains at the same time!

Configuration Register Decoder

  •    C++

Cisco Configuration Register Decoder for Linux. This tool is intended for Network Administrators. It decodes the value of the configuration register of all Cisco routers.

Web Register

  •    Java

Web Register is a web based event registration and child care management system. Web register is an excellent tool for child development centers, preschools, daycare centers, after school programs, churches and/or any child development workers.

LibrePCB - A powerful, innovative and intuitive EDA tool for everyone

  •    C++

LibrePCB is a free EDA software to develop printed circuit boards. It is all-In-One: project management + library/schematic/board editors. It has very powerful library design with some innovative concepts, Intuitive, modern and easy-to-use graphical user interface, Multi-PCB feature (different PCB variants of the same schematic), Automatic netlist synchronisation between schematic and board.

servicecomb-service-center - A standalone service center to allow services to register their instance information and to discover providers of a given service

  •    Go

Apache ServiceComb Service-Center is a Restful based service-registry that provides micro-services discovery and micro-service management. It is based on Open API format and provides features like service-discovery, fault-tolerance, dynamic routing, notify subscription and scalable by design. It has high performance cache design and separate entity management for micro-services and their instances. It provides out of box support for metrics and tracing. It has a web portal to manage the micro-services. Project documentation is available on the ServiceComb website. You can also find full document here.

iv - ECMAScript Lexer / Parser / Interpreter / VM / method JIT written in C++

  •    C++

iv / lv5 / railgun is Register VM and Compiler. Their basic design is a lot of inspired Lua and JSC.

Agilefant

  •    Java

The open source backlog tool that scales

Consul - Tool for Service Discovery, Monitoring and Configuration

  •    Go

Consul is a tool for service discovery and configuration. Consul is distributed, highly available, and extremely scalable. Consul makes it simple for services to register themselves and to discover other services via a DNS or HTTP interface. Register external services such as SaaS providers as well. It prevents routing requests to unhealthy hosts and enables services to easily provide circuit breakers.

Eclipse Embedded Systems Register View

  •    Java

The Register view allows the structured display and modification of peripheral register values. The view should work with any 32bit target that stores data in little endian byte order and mapps its register into memory address space. To get more information visit the website via the link below.

FPGA C Compiler

  •    C

FpgaC compiles a subset of the C language to net lists which can be imported into an FPGA vendors tool chains. C provides an excellent alternative to VHDL/Verilog for algorithmic expression of FPGA reconfigurable computing tasks. More info in wiki.

riscv-boom - Berkeley Out-of-Order Machine

  •    Scala

This is the source repository for the RV64G RISC-V superscalar Berkeley Out-of-Order Machine (BOOM), written in the Chisel hardware construction language. BOOM is a synthesizable core that targets ASIC processes. It can run on an FPGA (50 MHz on a zc706), but optimizing it to be an FPGA soft-core is a non-goal. For documentation on BOOM visit (https://ccelio.github.io/riscv-boom-doc).

lowrisc-chip - The root repo for lowRISC project and FPGA demos.

  •    SystemVerilog

The root git repo for lowRISC development and FPGA demos.





We have large collection of open source products. Follow the tags from Tag Cloud >>


Open source products are scattered around the web. Please provide information about the open source projects you own / you use. Add Projects.