verilog compiler

  •        0

A verilog language compiler written using Java and JavaCC. It produces a netlist, an ascii text file, of all the cell connections. It can compile very large circuits comprised of many modules.

http://verilogcompiler.sourceforge.net

Tags
Implementation
License
Platform

   

comments powered by Disqus


Related Projects