SIMD Detector

  •        0

This SIMD class helps developers to detect the types of SIMD instruction available on users' processor. It supports Intel and AMD CPUs. It is written in C++.

http://simd.codeplex.com/

Tags
Implementation
License
Platform

   




Related Projects

simd - SIMD abstraction layer for sse, altivec and spu


SIMD abstraction layer for sse, altivec and spu

Cross-platform SIMD C Headers


A cross-platform, cross-compiler, cross-CPU C header library for programming with SIMD instruction sets. X86 (MMX/SSE/SSE2) GCC and MSVC, PPC Altivec GCC, WMMX ARM GCC, and software emulated SIMD are supported.

FluidSSE - SIMD using SSE 4


SIMD using SSE 4

ssela - SIMD (SSE) Linear Algebra package.


SIMD (SSE) Linear Algebra package.

ArchAssembler


ArchAssembler is a .net (c#) library providing the functionalities of an assembler. Target architecture is x86/x64 with streaming SIMD extensions. Target executable file format is Windows Portable Executable (PE).

despacer - C library to remove white space from strings as fast as possible


We want to remove the space (' ') and the line feeds characters ('\n', '\r') from a string as fast as possible. To avoid unnecessary allocations, we wish to do the processing in-place.Note that clang seems to give better results than gcc.

FastPFor - The FastPFOR C++ library: Fast integer compression


A research library with integer compression schemes. It is broadly applicable to the compression of arrays of 32-bit integers where most integers are small. The library seeks to exploit SIMD instructions (SSE) whenever possible.This library can decode at least 4 billions of compressed integers per second on most desktop or laptop processors. That is, it can decompress data at a rate of 15 GB/s. This is significantly faster than generic codecs like gzip, LZO, Snappy or LZ4.

SIMDCompressionAndIntersection - A C++ library to compress and intersect sorted lists of integers using SIMD instructions


As the name suggests, this is a C/C++ library for fast compression and intersection of lists of sorted integers using SIMD instructions. The library focuses on innovative techniques and very fast schemes, with particular attention to differential coding. It introduces new SIMD intersections schemes such as SIMD Galloping.This library can decode at least 4 billions of compressed integers per second on most desktop or laptop processors. That is, it can decompress data at a rate of 15 GB/s. This is significantly faster than generic codecs like gzip, LZO, Snappy or LZ4.

FastDifferentialCoding - Fast differential coding functions (using SIMD instructions)


These functions compute fast successive differences, and recover the original values from the fast successive differences (i.e., they compute a prefix sum) using fast SIMD instructions.They can be useful as part of compressed index.

SIMD Array


Simple array class to use SSE and SSE2.

simd - simple interface to ghc's simd vector support


simple interface to ghc's simd vector support

vector-simd - Playground combining vector with SIMD intrinsics


Playground combining vector with SIMD intrinsics

cl-simd-vm - Compiler and VM for SIMD-oriented vector processing


Compiler and VM for SIMD-oriented vector processing

light-simd - A light weight library for SIMD based computation


A light weight library for SIMD based computation

digest-simd - Perl interface to the SIMD digest algorithm


Perl interface to the SIMD digest algorithm

fastbase64 - SIMD-accelerated base64 codecs


We are investigating the possibility of SIMD-accelerated base64 codecs.We extend's Nick Galbreath's base64 library (this high-performance library is used in Chromium).

veles.simd - Distributed machine learning platform


Various mathematical routines with SIMD acceleration (SSE/AVX/NEON) in the form of a compact C library. Designed without any OS portability in mind, tested only on Linux. Can work on BSD/Darwin after some potentially minor adaptation. Supports Android build / bionic.

sce_vectormath


SIMD optimized operations on 3d and 4d vectors, 3x3 and 4x4 matrices and quaternions for SSE, PPU and SPU